(This position includes requirements from multiple departments, and the specific requirements will vary depending on the department.)
Responsibilities
1. Design, develop, and verify RTL/digital circuits, including synthesis and simulation.
2. Engage in FPGA synthesis, verification, and emulator platform integration.
3. Develop and integrate SoC architecture and high-speed Serdes IO.
4. Perform system integration, ASIC/FPGA verification, and support mass production IC maintenance.
5. Enhance design robustness and verification environment, and support compliance testing for high-speed interfaces.
1. Proficient in ASIC design flow, including UPF, synthesis, STA, and DFT methodologies.
2. Experienced in ASIC/FPGA integration, ARM CPU architecture, and high-speed I/O protocols (PCIe, USB, DDR).
3. Skilled in Verilog/SystemVerilog RTL coding and familiar with scripting languages (TCL, Perl, shell scripts).
4. Knowledgeable in EDA tools (Design Compiler, PrimeTime, Conformal LEC) and advanced process nodes (28nm, 12nm).
5. Familiar with low-power design, SOC DFT implementation, and compliance testing for USB3.2, SATA, PCIe.
Expatriate
No business trip required
Working Hours
Day Shift
Remote Work
On-site
Job Location
新北/新竹
Holiday
Complies with Labor Standards Act
Onboard Day
Based on interview
Number of Vacancies
1 person
Stock and Bonus
None
Experience Required
3-5 years
Education Required
University / Bachelor degree or equivalent
Language Required
Additional Salary Information
固定或變動薪資因個人資歷或績效而異
管理雲服務、部署腳本與性能監控 持續優化運維架構,確保穩定與高效 提升產品質量與用戶體驗,降低成本 建設自動化平台,強化高併發處理能力 管理數據庫(安装/調優/備份/恢復) 線上故障即時響應與排除...
【工作說明】 1. 領導工程團隊,提供所需技能和資源以達成目標。 2. 管理工程項目,確保按時、按預算且符合需求。 3. 有效分配人力、時間和預算資源。 4. 掌握最新技術趨勢,保持團隊競爭力。 5. 促進跨部門合作與溝通。 6. 維持工程品質標準並持續改進。 7. 評估和管理項目風險,確保順利完成。 【Job Description】 1. Lead the engineering team by providing the required skills and resources to achieve objectives. 2. Manage engineeri...