(This position includes requirements from multiple departments, and the specific requirements will vary depending on the department.)
Responsibilities
1. Design, develop, and verify RTL/digital circuits, including synthesis and simulation.
2. Engage in FPGA synthesis, verification, and emulator platform integration.
3. Develop and integrate SoC architecture and high-speed Serdes IO.
4. Perform system integration, ASIC/FPGA verification, and support mass production IC maintenance.
5. Enhance design robustness and verification environment, and support compliance testing for high-speed interfaces.
1. Proficient in ASIC design flow, including UPF, synthesis, STA, and DFT methodologies.
2. Experienced in ASIC/FPGA integration, ARM CPU architecture, and high-speed I/O protocols (PCIe, USB, DDR).
3. Skilled in Verilog/SystemVerilog RTL coding and familiar with scripting languages (TCL, Perl, shell scripts).
4. Knowledgeable in EDA tools (Design Compiler, PrimeTime, Conformal LEC) and advanced process nodes (28nm, 12nm).
5. Familiar with low-power design, SOC DFT implementation, and compliance testing for USB3.2, SATA, PCIe.
Expatriate
No business trip required
Working Hours
Day Shift
Remote Work
On-site
Job Location
新北/新竹
Holiday
Complies with Labor Standards Act
Onboard Day
Based on interview
Number of Vacancies
1 person
Stock and Bonus
None
Experience Required
3-5 years
Education Required
University / Bachelor degree or equivalent
Language Required
Additional Salary Information
固定或變動薪資因個人資歷或績效而異
建立資訊系統組織,為組織賦能數位職能,導入敏捷的組織能力,提升組織正向影響力 1.策略:數位賦能策略的訂定與執行 2.組織:專業人才的招募與培育 3.系統:資訊系統管理與維運並提升服務品質 4.資安:資安能力的優化...
本職位將作為公司財務與會計的核心負責人,在確保日常財會運作穩定的同時,建立可支撐公司規模化成長與未來上市櫃的財務制度與治理架構。此角色需兼具「高度執行力」與「管理與制度設計能力」。 一、財會制度與營運管理(Execution + Governance) 1.負責公司整體會計帳務、財務報表編製與結帳流程(含月 / 季 / 年結) 2.建立並優化內控制度、會計政策與財務流程,確保合規與可擴充性 3.管理外包會計師、記帳士、審計單位與相關顧問(含稅務、法遵) 二、財務規劃與經營支援(Business Partner) 1.編制年度預算、財務預測與現金流管理 2.提供經營層即時且...