(This position includes requirements from multiple departments, and the specific requirements will vary depending on the department.)
Responsibilities
1. Design, develop, and verify RTL/digital circuits, including synthesis and simulation.
2. Engage in FPGA synthesis, verification, and emulator platform integration.
3. Develop and integrate SoC architecture and high-speed Serdes IO.
4. Perform system integration, ASIC/FPGA verification, and support mass production IC maintenance.
5. Enhance design robustness and verification environment, and support compliance testing for high-speed interfaces.
1. Proficient in ASIC design flow, including UPF, synthesis, STA, and DFT methodologies.
2. Experienced in ASIC/FPGA integration, ARM CPU architecture, and high-speed I/O protocols (PCIe, USB, DDR).
3. Skilled in Verilog/SystemVerilog RTL coding and familiar with scripting languages (TCL, Perl, shell scripts).
4. Knowledgeable in EDA tools (Design Compiler, PrimeTime, Conformal LEC) and advanced process nodes (28nm, 12nm).
5. Familiar with low-power design, SOC DFT implementation, and compliance testing for USB3.2, SATA, PCIe.
Expatriate
No business trip required
Working Hours
Day Shift
Remote Work
On-site
Job Location
新北/新竹
Holiday
Complies with Labor Standards Act
Onboard Day
Based on interview
Number of Vacancies
1 person
Stock and Bonus
None
Experience Required
3-5 years
Education Required
University / Bachelor degree or equivalent
Language Required
Additional Salary Information
固定或變動薪資因個人資歷或績效而異
邀請您加入我們充滿活力的新創團隊! 在廣告和技術交集的創新領域一起展開事業。 我們專注於開發高性能的廣告圖像,旨在提升點擊率和轉換率,並將這些解決方案無縫整合到客戶的網站中。 我們的跨文化工程團隊,打造重視合作與成就且充滿活力的工作環境! Join our dynamic startup as we innovate at the intersection of advertising and technology. We specialize in developing high-performance advertising images designed to boost cl...
觀察並熟悉店內整體營運流程。 了解並掌握各工作站運作方式(肉吧、沙拉吧、飲料吧等)。 熟悉不同和牛品種、等級與各部位特性。 負責和牛部位的清修、分切與重量控制。 出餐品質控管與擺盤標準維持。 與內外場溝通協作,確保出餐順暢。 維持內場環境的衛生及食品安全規範。...